Re: [tip:perf/urgent] perf, x86: Catch spurious interrupts afterdisabling counters

[Robert Richter]

On 29.09.10 14:53:01, Robert Richter wrote:
> Stephane,
> 
> On 29.09.10 08:26:41, Stephane Eranian wrote:
> > You've applied the fix only to the generic X86 interrupt handler
> > which is currently used by AMD64 processors.
> 
> (... and P4).
> 
> > It seems to me that this "in-flight interrupt after disable" problem
> > may also happen on Intel and should therefore also be added
> > to intel_pmu_handle_irq(). Don't you think so?
> 
> It only happens if the active_mask is used for checking single
> counters for overflows.
> 
> Systems with Intel Architectural Perfmon use the status mask msr to
> determine which counter overflowed. In intel_pmu_handle_irq() the
> handled counter is incremented in this case even if the counter is not

I mean handled count (variable 'handled').

> active, so everything should be fine here.
> 
> -Robert
> 
> -- 
> Advanced Micro Devices, Inc.
> Operating System Research Center

-- 
Advanced Micro Devices, Inc.
Operating System Research Center

--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/