Re: x86, ARM, PARISC, PPC, MIPS and Sparc folks please run this
From: Jamie Lokier
Date: Sun Sep 07 2003 - 08:37:45 EST
- Next message: Pavel Machek: "Re: x86, ARM, PARISC, PPC, MIPS and Sparc folks please run this"
- Previous message: Pavel Machek: "Re: Fs corruption with swsusp in test4-mm6 ?"
- In reply to: Pavel Machek: "Re: x86, ARM, PARISC, PPC, MIPS and Sparc folks please run this"
- Next in thread: Pavel Machek: "Re: x86, ARM, PARISC, PPC, MIPS and Sparc folks please run this"
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]
Pavel Machek wrote:
> Wow, seems interesting, how much performance does it buy? [Maybe AMD
> and Intel just threw a lot of silicon at the problem and it went
> away. Centaur solution might be nicer, through -- spin_unlock is so
> uncommon that this seems like nice optimalization.]
I didn't realise Centaur SMP systems existed, but I guess they must do
for weak memory writes to mean anything.
-- Jamie
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
- Next message: Pavel Machek: "Re: x86, ARM, PARISC, PPC, MIPS and Sparc folks please run this"
- Previous message: Pavel Machek: "Re: Fs corruption with swsusp in test4-mm6 ?"
- In reply to: Pavel Machek: "Re: x86, ARM, PARISC, PPC, MIPS and Sparc folks please run this"
- Next in thread: Pavel Machek: "Re: x86, ARM, PARISC, PPC, MIPS and Sparc folks please run this"
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]