Re: x86, ARM, PARISC, PPC, MIPS and Sparc folks please run this

[Roman Zippel]

Hi,

On Wed, 3 Sep 2003, Geert Uytterhoeven wrote:

> > Does the 68020 even _have_ the equivalent of a store buffer?
> 
> Good question :-)
> 
> After I sent the previous mail, I realized the '030 has 256 bytes I cache and
> 256 bytes D cache, while the '020 has 256 bytes I cache only.

BTW the 020/030 caches are VIVT (and also only writethrough), the 040/060 
caches are PIPT.

bye, Roman

-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/