x86 APIC interrupts for UP i810 chipset?

• Next message: Martin Josefsson: "Bridge"
• Previous message: Justin Cunningham: "compile error: base/index register must be 32 bit register"
• Next in thread: Ingo Molnar: "Re: x86 APIC interrupts for UP i810 chipset?"
• Reply: Ingo Molnar: "Re: x86 APIC interrupts for UP i810 chipset?"
• Reply: Steve Underwood: "Re: x86 APIC interrupts for UP i810 chipset?"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

In looking through the i810 docs, it appears to me that the chipset
provides an APIC even for uniprocessor configurations.

Two dumb questions:
Are my eyes deceiving me? :)
And, does Linux take advantage of these extra i810 interrupts on UP
automatically?

-- 
Jeff Garzik         | Andre the Giant has a posse.
Building 1024       |
MandrakeSoft, Inc.  |
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.rutgers.edu
Please read the FAQ at http://www.tux.org/lkml/

• Next message: Martin Josefsson: "Bridge"
• Previous message: Justin Cunningham: "compile error: base/index register must be 32 bit register"
• Next in thread: Ingo Molnar: "Re: x86 APIC interrupts for UP i810 chipset?"
• Reply: Ingo Molnar: "Re: x86 APIC interrupts for UP i810 chipset?"
• Reply: Steve Underwood: "Re: x86 APIC interrupts for UP i810 chipset?"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

This archive was generated by hypermail 2b29 : Sun Jan 23 2000 - 21:00:19 EST