Re: [PATCH] cpufreq: sun50i: Fix CPU speed bin detection

From: Maxime Ripard
Date: Fri Nov 01 2019 - 11:49:42 EST


On Thu, Oct 31, 2019 at 07:13:58PM +0100, Ondrej Jirman wrote:
> I have failures to boot on Orange Pi 3, because this driver determined
> that my SoC is from the normal bin, but my SoC only works reliably with
> the OPP values for the slowest bin.
>
> Looking at BSP code, I found that efuse values have following meanings
> on H6:
>
> - 0b000 invalid (interpreted in vendor's BSP as normal bin)
> - 0b001 slowest bin
> - 0b011 normal bin
> - 0b111 fastest bin
>
> Let's play it safe and interpret 0 as the slowest bin, but fix detection
> of other bins to match vendor code.
>
> Fixes: f328584f7bff ("cpufreq: Add sun50i nvmem based CPU scaling driver")
> Signed-off-by: Ondrej Jirman <megous@xxxxxxxxxx>

Acked-by: Maxime Ripard <mripard@xxxxxxxxxx>

Out of curiosity, which OPP table is being used? I guess it's one of
the dozens of patches sitting there...

Maxime

Attachment: signature.asc
Description: PGP signature