[PATCH v3 2/2] dt-bindings: lantiq: Update for new SoC

From: Rahul Tanwar
Date: Wed Aug 21 2019 - 03:07:09 EST


Intel Lightning Mountain(LGM) reuses Lantiq ASC serial controller IP.
Update the dt bindings to support LGM as well.

Signed-off-by: Rahul Tanwar <rahul.tanwar@xxxxxxxxxxxxxxx>
---
.../devicetree/bindings/serial/lantiq,asc.yaml | 35 ++++++++++++++++++++++
1 file changed, 35 insertions(+)

diff --git a/Documentation/devicetree/bindings/serial/lantiq,asc.yaml b/Documentation/devicetree/bindings/serial/lantiq,asc.yaml
index 72ea2a3d75c9..14241ef37e8a 100644
--- a/Documentation/devicetree/bindings/serial/lantiq,asc.yaml
+++ b/Documentation/devicetree/bindings/serial/lantiq,asc.yaml
@@ -15,12 +15,14 @@ allOf:
properties:
compatible:
enum:
+ - intel,lgm-asc
- lantiq,asc

reg:
maxItems: 1

interrupts:
+ minItems: 1
maxItems: 3

clocks:
@@ -38,6 +40,29 @@ required:
- reg
- interrupts

+if:
+ properties:
+ compatible:
+ enum:
+ - intel,lgm-asc
+
+then:
+ properties:
+ interrupts:
+ minItems: 1
+ maxItems: 1
+ items:
+ - description: combined interrupt for tx, rx & err
+
+else:
+ properties:
+ interrupts:
+ minItems: 3
+ maxItems: 3
+ items:
+ - description: tx interrupt
+ - description: rx interrupt
+ - description: err interrupt

examples:
- |
@@ -52,4 +77,14 @@ examples:
clock-names = "freq", "asc";
};

+ - |
+ asc0: serial@e0a00000 {
+ compatible = "intel,lgm-asc";
+ reg = <0xe0a00000 0x1000>;
+ interrupt-parent = <&ioapic1>;
+ interrupts = <128 1>;
+ clocks = <&cgu0 LGM_CLK_NOC4>, <&cgu0 LGM_GCLK_ASC0>;
+ clock-names = "freq", "asc";
+ };
+
...
--
2.11.0