Re: [PATCH v4 2/3] RISC-V: Add interrupt related SCAUSE defines in asm/csr.h

From: Christoph Hellwig
Date: Thu Apr 25 2019 - 01:58:01 EST

Next message: Naresh Kamboju: "Re: [PATCH 4.14 00/70] 4.14.114-stable review"
Previous message: Yash Shah: "[PATCH 2/2] RISC-V: sifive_l2_cache: Add L2 cache controller driver for SiFive SoCs"
In reply to: Anup Patel: "[PATCH v4 2/3] RISC-V: Add interrupt related SCAUSE defines in asm/csr.h"
Next in thread: Anup Patel: "Re: [PATCH v4 2/3] RISC-V: Add interrupt related SCAUSE defines in asm/csr.h"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

> +#ifdef CONFIG_64BIT
> +#define SCAUSE_IRQ_FLAG _AC(0x8000000000000000, UL)
> +#else
> +#define SCAUSE_IRQ_FLAG _AC(0x80000000, UL)
> +#endif

Please keep the existing defintion that doesn't need an ifdef..

Next message: Naresh Kamboju: "Re: [PATCH 4.14 00/70] 4.14.114-stable review"
Previous message: Yash Shah: "[PATCH 2/2] RISC-V: sifive_l2_cache: Add L2 cache controller driver for SiFive SoCs"
In reply to: Anup Patel: "[PATCH v4 2/3] RISC-V: Add interrupt related SCAUSE defines in asm/csr.h"
Next in thread: Anup Patel: "Re: [PATCH v4 2/3] RISC-V: Add interrupt related SCAUSE defines in asm/csr.h"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]