Re: [PATCH v3 3/3] spi: fsl-dspi: Add ~50ns delay between cs and sck
From: Mark Brown
Date: Mon Apr 06 2015 - 13:13:06 EST
On Fri, Apr 03, 2015 at 01:39:31PM -0700, Aaron Brice wrote:
> Add delay between chip select and clock signals, before clock starts and
> after clock stops.
Applied, thanks.
Attachment:
signature.asc
Description: Digital signature