Re: Zynq clk fixes

From: Michal Simek
Date: Tue Aug 13 2013 - 10:30:33 EST

Hi Mike,

On 07/27/2013 12:25 AM, Mike Turquette wrote:
> Quoting SÃren Brinkmann (2013-07-26 14:11:52)
>> On Fri, Jul 26, 2013 at 01:07:03PM -0700, Mike Turquette wrote:
>>> Quoting Michal Simek (2013-07-26 05:09:58)
>>>> Hi Mike, [cc: Arnd and Olof]
>>>> Soren has found two bug fixes in zynq clk code.
>>>> Can you please add these two patches to your tree?
>>>> Will be great if you can add them to v3.11.
>>>> Arnd, Olof: I expect that all these clock changes should go through Mike.
>>>> If I am wrong please let me know.
>>> Looks right to me. Do these fix regressions in the current -rc cycle?
>> I doubt there are real regressions. But since it's still early in
>> the release cycle and the driver was added in this merge window, I'd prefer
>> having it hit a release kernel with these fixes included.
> I've taken these into clk-fixes and added the following to the changelog
> for each patch:
> "This does not fix a specific regression but the clock driver was merged
> for 3.11-rc1, so best to fix the known bugs before the release."

Can you please tell me where you have added these two patches?
clk/zynq/clkc: Add dedicated spinlock for the SWDT
clk/zynq/clkc: Add CLK_SET_RATE_PARENT flag to ethernet muxes

I can't see them in clk-fixes branch (this branch is pretty obsolete).;a=summary


Michal Simek, Ing. (M.Eng), OpenPGP -> KeyID: FE3D1F91
w: p: +42-0-721842854
Maintainer of Linux kernel - Microblaze cpu -
Maintainer of Linux kernel - Xilinx Zynq ARM architecture
Microblaze U-BOOT custodian and responsible for u-boot arm zynq platform

Attachment: signature.asc
Description: OpenPGP digital signature