Re: [PATCH 4/5] perf, x86: Support full width counting v3

From: Ingo Molnar
Date: Fri Feb 22 2013 - 08:46:51 EST

* Andi Kleen <andi@xxxxxxxxxxxxxx> wrote:

> From: Andi Kleen <ak@xxxxxxxxxxxxxxx>
> Recent Intel CPUs like Haswell and IvyBridge have a new
> alternative MSR range for perfctrs that allows writing the
> full counter width. Enable this range if the hardware reports
> it using a new capability bit.
> This lowers the overhead of perf stat slightly because it has
> to do less interrupts to accumulate the counter value. On
> Haswell it also avoids some problems with TSX aborting when
> the end of the counter range is reached.

The changelog does not adequately explain why this patch is
critical for basic Haswell enablement. "Avoids some problems
with TSX aborting" is not very helpful.


To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at
Please read the FAQ at