Re: [PATCH v3 00/24] C6X: New architecture

[Arnd Bergmann]

On Wednesday 28 September 2011, Valdis.Kletnieks@xxxxxx wrote:
>   Show Details
>   On Tue, 27 Sep 2011 16:29:41 EDT, Mark Salter said:
> 
> > This architecture supports members of the Texas Instruments family
> > of C6x single and multicore DSPs. The multicore DSPs do not support
> > cache coherancy, so are not suitable for SMP.
> 
> Is there a usage model for the multicore? I know somebody had some patches for
> "HPC dedicated compute cores" that would just basically run a userspace process
> and that's it - would those be applicable here?

No, that's a different thing. Even with dedicated compute cores, you need
cache coherency.

	Arnd
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/