Re: [PATCH v2 -tip] perf: x86, add SandyBridge support

[Ingo Molnar]

* Lin Ming <ming.m.lin@xxxxxxxxx> wrote:

> > In other words, bit 0-3 of the umask cannot be zero.
> 
> I got the umask from "Table 30-20. PEBS Performance Events for Intel 
> microarchitecture code name Sandy Bridge".
> 
> But from "Table A-2. Non-Architectural Performance Events In the Processor Core 
> for Intel Core Processor 2xxx Series", the combinations are needed as you show 
> above.
> 
> Which one is correct?

Since you have access to the hardware, could you please test and see it in practice 
which one is correct?

Thanks,

	Ingo
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/