Re: [PATCH 1/3] Fix COW D-cache aliasing on fork

[David Miller]

From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
Date: Thu, 19 Oct 2006 19:13:46 +0100

> That would require changing the order of cache flush and tlb flush.
> To keep certain architectures that require a valid translation in
> the TLB the cacheflush has to be done first.  Not sure if those
> architectures need a writeable mapping for dirty cachelines - I
> think hypersparc was one of them.

There just has to be "a mapping" in the TLB so that the L2 cache can
translate the virtual address to a physical one for the writeback to
main memory.
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/