Re: [PATCH] x86 bitops.h commentary on instruction reordering
From: Vladislav Bolkhovitin
Date: Mon Aug 09 2004 - 10:25:01 EST
Marcelo Tosatti wrote:
Yes correct. *mb() usually imply barrier().
About the flush, each architecture defines its own instruction for doing
so,
PowerPC has "sync" and "isync" instructions (to flush the whole cache
and instruction cache respectively), MIPS has "sync" and so on..
So, there is no platform independent way for doing that in the kernel?
Not really. x86 doesnt have such an instruction.
But how then spin_lock() works? It guarantees memory sync between CPUs,
doesn't it? Otherwise how can it prevent possible races with concurrent
data modifications?
Vlad
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/