Re: IO-APIC on nforce2 [PATCH]

From: Maciej W. Rozycki
Date: Thu Apr 22 2004 - 08:27:07 EST

On Thu, 22 Apr 2004, Len Brown wrote:

> So if
> 1. all nforce2 chipsets have timer connected to pin0

Allen, is there a possibility to get a clarification from Nvidia on that?
Specifically, assuming both an 8254 and an I/O APIC core are integrated
into the chip, whether OUT0 of the 8254 is unconditionally routed to
INTIN0 of the I/O APIC or is it configurable somehow.

> 2. we can safely discover we're on nforce2 early enough,
> like andi did on x86_64
> then we could apply the workaround automatically always
> w/o any harm.


+ Maciej W. Rozycki, Technical University of Gdansk, Poland +
+ e-mail: macro@xxxxxxxxxxxxx, PGP key available +
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at
Please read the FAQ at