Re: x86, ARM, PARISC, PPC, MIPS and Sparc folks please run this
From: Alan Cox
Date: Fri Aug 29 2003 - 05:39:33 EST
- Next message: Petr Vandrovec: "Re: mem issues with G450 and matroxfb"
- Previous message: CaT: "Re: x86, ARM, PARISC, PPC, MIPS and Sparc folks please run this"
- In reply to: J.A. Magallon: "Re: x86, ARM, PARISC, PPC, MIPS and Sparc folks please run this"
- Next in thread: Jamie Lokier: "Re: x86, ARM, PARISC, PPC, MIPS and Sparc folks please run this"
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]
On Gwe, 2003-08-29 at 11:03, J.A. Magallon wrote:
> Sorry if this is a stupid question, but have you heard about 64K-aliasing ?
> We have seen it in P3/P4, do not know if Athlons also suffer it.
> In short, x86 is crap. It slows like a dog when accessing two memory
> positions sparated by 2^n (address decoder has two 16 bits adders, instead
> of 1 32 bits..., cache is 16 bit tagged, etc...)
Pretty much all processors are bad at handling memory accesses on the
same alignment within powers of two. Thats one of the reasons for slab
and for things like the old kernel code putting skb structs at the end
of the skbuff data.
Grab a copy of "Unix systems for modern architectures".
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
- Next message: Petr Vandrovec: "Re: mem issues with G450 and matroxfb"
- Previous message: CaT: "Re: x86, ARM, PARISC, PPC, MIPS and Sparc folks please run this"
- In reply to: J.A. Magallon: "Re: x86, ARM, PARISC, PPC, MIPS and Sparc folks please run this"
- Next in thread: Jamie Lokier: "Re: x86, ARM, PARISC, PPC, MIPS and Sparc folks please run this"
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]