On Mon, Jun 09, 2003 at 01:26:37PM -0700, Dan Carpenter wrote:
> --- init.c.orig Mon Jun 9 10:23:10 2003
> +++ init.c Mon Jun 9 10:25:44 2003
> @@ -402,6 +402,16 @@
> }
> l1_cache = cpu_id.cache_info[3];
> l1_cache += cpu_id.cache_info[7];
> + case 15:
> + switch(cpu_id.model) {
> + case 5:
> + cprint(LINE_CPU, 0, "AMD Opteron");
> + off = 11;
> + l1_cache = cpu_id.cache_info[3];
> + l1_cache += cpu_id.cache_info[7];
> + l2_cache = (cpu_id.cache_info[11] << 8);
> + l2_cache += cpu_id.cache_info[10];
> + }
> }
Any reason to restrict it to a single stepping ?
This means you have to upgrade memtest every time a new model
is released, which seems a bit of a pain.
Chances are it'll work fine on subsequent family 15 AMD CPUs.
Dave
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
This archive was generated by hypermail 2b29 : Sun Jun 15 2003 - 22:00:21 EST