Re: Updated 2.4 TODO List - more on PCI resources...]

From: David Hinds (dhinds@valinux.com)
Date: Fri Oct 13 2000 - 16:41:31 EST


On Fri, Oct 13, 2000 at 02:22:32PM -0700, Dunlap, Randy wrote:
> I'm not familiar with yenta controllers/devices,
> and I'm not trying to throw you a tasty red herring,
> but...
>
> yenta_config_init() does
> config_writeb(socket, PCI_CACHE_LINE_SIZE, 32);
>
> Is this writing to the CardBus bridge or to the device's
> CacheLineSize register?

It is writing to the bridge. I think it should probably actually be
L1_CACHE_BYTES/4. I am not sure about the impact of an incorrect
setting. Maybe Linus knows.

-- Dave
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
Please read the FAQ at http://www.tux.org/lkml/



This archive was generated by hypermail 2b29 : Sun Oct 15 2000 - 21:00:26 EST