Re: 2.4.0-test6: AMD Duron cache reporting wrong

From: Cyrille Chepelov (chepelov@calixo.net)
Date: Wed Aug 23 2000 - 01:17:56 EST

Next message: Miles Lott: "PATCH: BeOS FS support for 2.2.16"
Previous message: Joe Drew: "2.4.0-test6: AMD Duron cache reporting wrong"
In reply to: Joe Drew: "2.4.0-test6: AMD Duron cache reporting wrong"
Next in thread: Alan Cox: "Re: 2.4.0-test6: AMD Duron cache reporting wrong"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

Le mer, aoû 23, 2000, à 12:26:30 -0400, Joe Drew a écrit:
> I have an AMD Duron processor, which from what I know should have 128 kB of
> L1 cache, and 64 kB of L2. However, dmesg reports:
>
> CPU: L1 I Cache: 64K L1 D Cache: 64K (64 bytes/line)
> CPU: L2 Cache: 1K
> CPU: AMD Athlon(tm) Processor stepping 00
>
> Obviously the L2 reporting is incorrect.

This is a known bug of the Duron (stepping A0). AMD says when you find a
Duron which says 1K L2, assume 64K. Not sure if Linux does anything of this
value, though.

-- Cyrille

-- Grumpf.

- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.kernel.org Please read the FAQ at http://www.tux.org/lkml/

Next message: Miles Lott: "PATCH: BeOS FS support for 2.2.16"
Previous message: Joe Drew: "2.4.0-test6: AMD Duron cache reporting wrong"
In reply to: Joe Drew: "2.4.0-test6: AMD Duron cache reporting wrong"
Next in thread: Alan Cox: "Re: 2.4.0-test6: AMD Duron cache reporting wrong"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

This archive was generated by hypermail 2b29 : Wed Aug 23 2000 - 21:00:07 EST