[PATCH v3 08/13] dt-bindings: serial: snps-dw-apb-uart: Add Anlogic DR1V90 uart

Next message: Junhui Liu: "[PATCH v3 10/13] riscv: Add Anlogic SoC famly Kconfig support"
Previous message: Sascha Bischoff: "[PATCH] KVM: arm64: vgic-v3: Trap all if no in-kernel irqchip"
In reply to: Junhui Liu: "[PATCH v3 07/13] dt-bindings: timer: Add Anlogic DR1V90 ACLINT MTIMER"
Next in thread: Junhui Liu: "[PATCH v3 10/13] riscv: Add Anlogic SoC famly Kconfig support"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

From: Junhui Liu

Date: Tue Oct 21 2025 - 05:45:55 EST

The Anlogic DR1V90 SoC integrates a UART controller compatible with
snps,dw-apb-uart, operating at a 50 MHz clock.

Acked-by: Rob Herring (Arm) <robh@xxxxxxxxxx>
Signed-off-by: Junhui Liu <junhui.liu@xxxxxxxxxxxxx>
---
Documentation/devicetree/bindings/serial/snps-dw-apb-uart.yaml | 1 +
1 file changed, 1 insertion(+)

diff --git a/Documentation/devicetree/bindings/serial/snps-dw-apb-uart.yaml b/Documentation/devicetree/bindings/serial/snps-dw-apb-uart.yaml
index cb9da6c97afcfd27a315414959b2b17beb4454cf..691bd0bac6be449516e213b550415acd37badad6 100644
--- a/Documentation/devicetree/bindings/serial/snps-dw-apb-uart.yaml
+++ b/Documentation/devicetree/bindings/serial/snps-dw-apb-uart.yaml
@@ -51,6 +51,7 @@ properties:
- const: renesas,rzn1-uart
- items:
- enum:
+ - anlogic,dr1v90-uart
- brcm,bcm11351-dw-apb-uart
- brcm,bcm21664-dw-apb-uart
- rockchip,px30-uart

--
2.51.1